

U4Z

H28	AVSS_1	AVSS_52	AH12
H31	AVSS_2	AVSS_53	AH15
H27	AVSS_3	AVSS_54	AH21
H26	AVSS_4	AVSS_55	AH22
H29	AVSS_5	AVSS_56	AJ3
K28	AVSS_6	AVSS_57	AJ7
K31	AVSS_7	AVSS_58	AJ8
K32	AVSS_8	AVSS_59	AJ9
K33	AVSS_9	AVSS_60	AJ11
L26	AVSS_10	AVSS_61	AJ12
L28	AVSS_11	AVSS_62	AJ15
M32	AVSS_12	AVSS_63	AJ16
K32	AVSS_13	AVSS_64	AJ18
K44	AVSS_14	AVSS_65	AJ18
AA10	AVSS_15	AVSS_66	AJ22
AB6	AVSS_16	AVSS_67	AJ23
AB7	AVSS_17	AVSS_68	AK4
AB8	AVSS_18	AVSS_69	AK5
AB10	AVSS_19	AVSS_70	AK5
AC5	AVSS_20	AVSS_71	AK10
AC8	AVSS_21	AVSS_72	AK11
AC10	AVSS_22	AVSS_73	AK12
AD5	AVSS_23	AVSS_74	AK13
AD8	AVSS_24	AVSS_75	AK14
AB10	AVSS_25	AVSS_76	AK23
AE5	AVSS_26	AVSS_77	AL3
AE7	AVSS_27	AVSS_78	AL3
AE9	AVSS_28	AVSS_79	AL5
AF4	AVSS_29	AVSS_80	AL11
AF7	AVSS_30	AVSS_81	AL13
AF8	AVSS_31	AVSS_82	AM1
AF11	AVSS_32	AVSS_83	AM4
AF12	AVSS_33	AVSS_84	AM8
AF13	AVSS_34	AVSS_85	AM9
AF14	AVSS_35	AVSS_86	AM18
AF15	AVSS_36	AVSS_87	AM20
AF16	AVSS_37	AVSS_88	AM22
AF17	AVSS_38	AVSS_89	AM23
AC3	AVSS_39	AVSS_90	AM24
AG6	AVSS_40	AVSS_91	AM26
AG7	AVSS_41	AVSS_92	AM28
AG10	AVSS_42	AVSS_93	AN2
AG12	AVSS_43	AVSS_94	AN12
AG15	AVSS_44	AVSS_95	AN7
AG18	AVSS_45	AVSS_96	AN81
AG21	AVSS_46	AVSS_97	AP1
AG22	AVSS_47	AVSS_98	AP17
AH4	AVSS_48	AVSS_99	AP23
AH6	AVSS_49	AVSS_100	AP24
AH11	AVSS_50	AVSS_101	AP54
AVSS_51			
AVSS_50			

U4X

L3	VSS_107	VSS_109	R19
L5	VSS_108	VSS_108	R21
L19	VSS_109	VSS_102	R22
L20	VSS_110	VSS_103	R23
L21	VSS_111	VSS_104	R24
L22	VSS_112	VSS_105	R25
L23	VSS_113	VSS_106	R26
L24	VSS_114	VSS_107	R27
M6	VSS_115	VSS_108	R28
M9	VSS_116	VSS_109	R33
M14	VSS_117	VSS_110	R3
M15	VSS_118	VSS_111	R9
M16	VSS_119	VSS_112	R11
M18	VSS_120	VSS_113	R13
M20	VSS_121	VSS_114	R15
M22	VSS_122	VSS_115	R16
M25	VSS_123	VSS_116	R17
N3	VSS_124	VSS_117	R20
N6	VSS_125	VSS_118	R21
N11	VSS_126	VSS_119	R24
N14	VSS_127	VSS_120	R25
N15	VSS_128	VSS_121	R26
N18	VSS_129	VSS_122	R27
N20	VSS_130	VSS_123	R28
N22	VSS_131	VSS_124	U3
N25	VSS_132	VSS_125	U12
N26	VSS_133	VSS_126	U13
N28	VSS_134	VSS_127	U15
N29	VSS_135	VSS_128	U16
P3	VSS_136	VSS_129	U17
P6	VSS_137	VSS_130	U23
P8	VSS_138	VSS_131	U23
P9	VSS_139	VSS_132	U24
P11	VSS_140	VSS_133	U24
P14	VSS_141	VSS_134	U31
P15	VSS_142	VSS_135	U31
P18	VSS_143	VSS_136	U32
P19	VSS_144	VSS_137	U3
P20	VSS_145	VSS_138	V6
P21	VSS_146	VSS_139	V8
P22	VSS_147	VSS_140	V8
P25	VSS_148	VSS_201	V10
P26	VSS_149	VSS_202	V11
P27	VSS_150	VSS_203	V14
R3	VSS_151	VSS_204	V18
R5	VSS_152	VSS_205	V18
R6	VSS_153	VSS_206	V19
R9	VSS_154	VSS_207	V24
R11	VSS_155	VSS_208	V24
R13	VSS_156	VSS_209	V27
R15	VSS_157	VSS_210	V27
R16	VSS_158	VSS_211	V30
R18	VSS_159	VSS_212	W2




U4W

A1	VSS_54	F15
A14	VSS_2	VSS_55
A16	VSS_3	VSS_56
B6	VSS_4	VSS_57
B19	VSS_5	VSS_58
B24	VSS_6	VSS_59
B27	VSS_7	VSS_60
B33	VSS_8	VSS_61
B33	VSS_9	VSS_62
C3	VSS_10	VSS_63
C4	VSS_11	VSS_64
C5	VSS_12	VSS_65
C6	VSS_13	VSS_66
C7	VSS_14	VSS_67
C8	VSS_15	VSS_68
C9	VSS_16	VSS_69
C10	VSS_17	VSS_70
C11	VSS_18	VSS_71
C12	VSS_19	VSS_72
C13	VSS_20	VSS_73
C14	VSS_21	VSS_74
C15	VSS_22	VSS_75
C16	VSS_23	VSS_76
C17	VSS_24	VSS_77
C18	VSS_25	VSS_78
C20	VSS_26	VSS_79
C21	VSS_27	VSS_80
C22	VSS_28	VSS_81
C23	VSS_29	VSS_82
C28	VSS_30	VSS_83
AE23	VSS_31	VSS_84
C30	VSS_32	VSS_85
D3	VSS_33	VSS_86
D33	VSS_34	VSS_87
D24	VSS_35	VSS_88
D31	VSS_36	VSS_89
E3	VSS_37	VSS_90
E6	VSS_38	VSS_91
E8	VSS_39	VSS_92
E12	VSS_40	VSS_93
E15	VSS_41	VSS_94
E20	VSS_42	VSS_95
E22	VSS_43	VSS_96
E32	VSS_44	VSS_97
E35	VSS_45	VSS_98
F3	VSS_46	VSS_99
F7	VSS_47	VSS_100
F9	VSS_48	VSS_101
F10	VSS_49	VSS_102
F11	VSS_50	VSS_103
F13	VSS_51	VSS_104
F15	VSS_52	VSS_105
F14	VSS_53	VSS_106

U4Y

W3	VSS_213	VSS_266
W7	VSS_214	VSS_267
W9	VSS_215	VSS_268
W10	VSS_216	VSS_269
W11	VSS_217	VSS_270
W12	VSS_218	VSS_271
W15	VSS_219	VSS_272
W16	VSS_220	VSS_273
W17	VSS_221	VSS_274
W18	VSS_222	VSS_275
W19	VSS_223	VSS_276
W20	VSS_224	VSS_277
W21	VSS_225	VSS_278
W23	VSS_226	VSS_279
W24	VSS_227	VSS_280
W27	VSS_228	VSS_281
W28	VSS_229	VSS_282
W29	VSS_230	VSS_283
W5	VSS_231	VSS_284
W6	VSS_232	VSS_285
W8	VSS_233	VSS_286
W11	VSS_234	VSS_287
W12	VSS_235	VSS_288
W13	VSS_236	VSS_289
W14	VSS_237	VSS_290
W15	VSS_238	VSS_291
W16	VSS_239	VSS_292
W17	VSS_240	VSS_293
W18	VSS_241	VSS_294
W19	VSS_242	VSS_295
W20	VSS_243	VSS_296
W21	VSS_244	VSS_297
W22	VSS_245	VSS_298
W23	VSS_246	VSS_299
W24	VSS_247	VSS_300
W25	VSS_248	VSS_301
W26	VSS_249	VSS_302
W27	VSS_250	VSS_303
W28	VSS_251	VSS_304
W29	VSS_252	VSS_305
W30	VSS_253	VSS_306
W31	VSS_254	VSS_307
W32	VSS_255	VSS_308
W33	VSS_256	VSS_309
W34	VSS_257	VSS_310
W35	VSS_258	VSS_311
W36	VSS_259	VSS_312
W37	VSS_260	VSS_313
W38	VSS_261	VSS_314
W39	VSS_262	VSS_315
W40	VSS_263	VSS_316
W41	VSS_264	VSS_317
W42	VSS_265	VSS_318

# RK3588\_E (OSC/PLL/PMUIO1/2)




<b>Shenzhen Xunlong Software Co., Ltd</b>			
Project:	OPI 5 Ultra		
File:	11_RK3588_OSC/PLL/PMUIO		
Date:	Monday, January 13, 2025	Rev:	V1.0
Size:	A3	Sheet:	2 Of: 28



# RK3588\_C (EMMCIO Domain)


U4C




RK3588

# RK3588\_D (VCCIO2 Domain)

U4D



RK3588



**Shenzhen Xunlong Software Co., Ltd**



<b>Project:</b>	OPI 5 Ultra			
<b>File:</b>	13.RK3588_Flash/SD Controller			
<b>Date:</b>	Monday, January 13, 2025	<b>Rev:</b>	V1.0	
<b>Size:</b>	A3	<b>Sheet:</b>	4	<b>Of:</b> 28

# RK3588\_M (TYPEC/DP)

U4M



## USB3.0 OTG/DP1.4 Alt of TYPEC0

USB:U3/Gen1---Controller0  
DP:RBR/HBR/HBR2/HBR3



## USB3.0 OTG/DP1.4 Alt of TYPEC1

USB:U3/Gen1---Controller1  
DP:RBR/HBR/HBR2/HBR3



RK3588


# RK3588\_L (USB2.0 HOST/OTG)

U4L

## USB2.0 of TYPEC0 (OTG/HOST/DEVICE)

HS/FS/LS

Download Port



## USB2.0 of TYPEC1 (OTG/HOST/DEVICE)

HS/FS/LS




## USB2.0 HOST0

HS/FS/LS




## USB2.0 HOST1

HS/FS/LS





## USB2.0 POWER




RK3588

# RK3588\_G (VCCIO1 Domain)




# RK3588\_U (SARADC/OTP)




## BOOT MODE CONFIG

TABLE 1

Item	Rup	Rdown	ADC	VOL	BOOT MODE
LEVEL1	DNP	100K	0	0V	USB (Maskrom mode)
LEVEL2	100K	20K	682	0.3V	SD Card-USB
LEVEL3	100K	51K	1365	0.6V	EMMC-USB
LEVEL4	100K	100K	2047	0.9V	FSPI M0-USB
LEVEL5	100K	200K	2730	1.2V	FSPI M1-USB
LEVEL6	100K	499K	3412	1.5V	FSPI M2-USB
LEVEL7	100K	DNP	4095	1.8V	FSPI M2-FSPI M1-FSPI M0-EMMC-SD Card-USB








# RK3588\_H (VCCIO3 Domain)









# RK3588\_Q/R (MIPI\_D/C\_PHY0/1)

U4Q







U4R



# RK3588\_P (MIPI\_DPHY\_CSI\_RX\_PHY)

U4P



**Shenzhen Xunlong Software Co., Ltd**

Project:	OPI 5 Ultra
File:	16.RK3588_MIPI Interface
Date:	Monday, January 13, 2025
Rev:	V1.0
Size:	A3 Sheet: 7 Of: 28


# RK3588\_S (HDMI2.1 TX)

# RK3588\_T (HDMI20 RX)

U4S


## HDMI TX/eDP MUX Port0

HDMI: V2.1 12Gbps  
eDP: V1.3 5.4Gbps



## HDMI TX/eDP MUX Port1

HDMI: V2.1 12Gbps  
eDP: V1.3 5.4Gbps




RK3588

U4T

## HDMI RX

HDMI: V2.0



RK3588





Shenzhen Xunlong Software Co., Ltd

Project:	OPI 5 Ultra		
File:	17.RK3588_HDMI/eDP Interface		
Date:	Monday, January 13, 2025	Rev:	V1.0
Size:	A3	Sheet:	8 Of: 28


# RK3588\_N (PCIE20)

# RK3588\_O (PCIE30)



RK3588

RK3588




**Shenzhen Xunlong Software Co., Ltd**

Project:	OPI 5 Ultra		
File:	18.RK3588_PCIE30/PCIE20/SATA30		
Date:	Monday, January 13, 2025	Rev:	V1.0
Size:	A3	Sheet:	9 Of: 28

# RK3588\_J (VCCIO5 Domain)

U4J

VCCIO5 Domain  
Operating Voltage=1.8V/3.3V



RK3588

# RK3588\_K (VCCIO6 Domain)

U4K

VCCIO6 Domain  
Operating Voltage=1.8V/3.3V




RK3588




# RK3588\_I (VCCIO4 Domain)

U4I

VCCIO4 Domain  
Operating Voltage=1.8V/3.3V




RK3588




**Shenzhen Xunlong Software Co., Ltd**

<b>Project:</b>	OPI 5 Ultra		
<b>File:</b>	20.RTC/FAN		
<b>Date:</b>	Monday, January 13, 2025	<b>Rev:</b>	V1.0
<b>Size:</b>	A3	<b>Sheet:</b>	11 Of: 28



# VDD\_CPU\_BIG0




# VDD\_CPU\_BIG1



# VDD\_NPU



- >>> I2C1\_SCL\_M2
- <<< I2C1\_SDA\_M2
- >>> I2C0\_SCL\_M2
- <<< I2C0\_SDA\_M2
- >>> CPU\_BIG0\_VSEL
- >>> CPU\_BIG1\_VSEL
- >>> NPU\_VSEL
- >>> PMIC\_EXT\_EN



**Shenzhen Xunlong Software Co., Ltd**

Project: OPI 5 Ultra

File: 21.Power\_Ext Discrete

Date: Monday, January 13, 2025 Rev: V1.0

Size: A3 Sheet: 12 Of: 28


# PMIC RK806-1 BUCK

- PMIC\_SPL\_CS
- PMIC\_SPL\_MOSI
- PMIC\_SPL\_CLK
- PMIC\_PWR\_CTRL1
- PMIC\_PWR\_CTRL2
- PMIC\_PWR\_CTRL3
- PMIC\_INT\_L
- RESET\_L
- PMIC\_EXT\_EN


Default: 0.85V  
Low frequency: 0.85V → 0.75V

LPDDR4/4x=1.1V	120K
LPDDR5=1.05V	110K


LPDDR4/4x=0.6V	20K	100K
LPDDR5=0.5V	0R	DNP





# PMIC RK806-1 Management



# PMIC RK806-1 LDO





# TPYE-C POWER IN





**Shenzhen Xunlong Software Co., Ltd**


<b>Project:</b>	OPI 5 Ultra			
<b>File:</b>	23.Type C/DCIN			
<b>Date:</b>	Monday, January 13, 2025	<b>Rev:</b>	V1.0	
<b>Size:</b>	A3	<b>Sheet:</b>	14	<b>Of:</b> 28



## USB3.0\*2








## USB2.0\*2





**Shenzhen Xunlong Software Co., Ltd**

Project:	OPI 5 Ultra		
File:	24.USB30/USB20		
Date:	Monday, January 13, 2025	Rev:	V1.0
Size:	A3	Sheet:	15 of 28

# eMMC Flash





## SPI FLASH: 1.8V



<b>Shenzhen Xunlong Software Co., Ltd</b>					
<b>Project:</b>	OPI 5 Ultra				
<b>File:</b>	25. eMMC/SPI Flash				
<b>Date:</b>	Monday, January 13, 2025	<b>Rev:</b>	V1.0		
<b>Size:</b>	A3	<b>Sheet:</b>	16	<b>Of:</b>	28



# TF CARD



# TF CARD

没插卡之前PIN9、PIN10短路，插卡之后9PIN与10PIN开路。




<b>Project:</b>	OPI 5 Ultra			
<b>File:</b>	27.Flash-TF Card			
<b>Date:</b>	Monday, January 13, 2025	<b>Rev:</b>	V1.0	
<b>Size:</b>	A3	<b>Sheet:</b>	18	<b>Of:</b> 28

D

C

B

A





**Shenzhen Xunlong Software Co., Ltd**


<b>Project:</b>	OPI 5 Ultra			
<b>File:</b>	28..EXT_30PIN_PCIE			
<b>Date:</b>	Monday, January 13, 2025	<b>Rev:</b>	V1.0	
<b>Size:</b>	A3	<b>Sheet:</b>	19	<b>Of:</b> 28

# CODEC ES8388


- << I2C7\_SDA\_M0
- << I2C7\_SCL\_M0
- I2S0\_MCLK
- I2S0\_SCLK
- I2S0\_LRCK
- I2S0\_SDO0
- I2S0\_SDI0



# EARPHONE




# EARPHONE




<b>Shenzhen Xunlong Software Co., Ltd</b>			
<b>Project:</b>	OPI 5 Ultra		
<b>File:</b>	29.Audio Codec		
<b>Date:</b>	Monday, January 13, 2025	<b>Rev:</b>	V1.0
<b>Size:</b>	A3	<b>Sheet:</b>	20
		<b>Of:</b>	28

SDIO WIFI/BT Module-1T1R







- >>SDIO\_D0\_M0\_WIFI
- >>SDIO\_D1\_M0\_WIFI
- >>SDIO\_D2\_M0\_WIFI
- >>SDIO\_D3\_M0\_WIFI
- >>SDIO\_CMD\_M0\_WIFI
- >>SDIO\_CLK\_M0\_WIFI
  
- >>I2S2\_SCLK\_M0\_BT
- >>I2S2\_LRCK\_M0\_BT
- >>I2S2\_SDI\_M0\_BT
- >>I2S2\_SDO\_M0\_BT
  
- >>UART7\_TX\_M0\_BT
- >>UART7\_RX\_M0\_BT
- >>UART7\_RTSn\_M0\_BT
- >>UART7\_CTSn\_M0\_BT
  
- <<RTC\_32KOUT
  
- <<WIFI\_REG\_ON
- <<WIFI\_WAKE\_HOST
- <<BT\_WAKE\_HOST
- <<HOST\_WAKE\_BT






### Clock Source


Please must use SMD type XTAL for RTL8125B(S)\_BG(S)\_BI




### RJ-45 Connector + Transformer




### 电源




# M.2\_PCIe3.0 x 2Lanes



## Crystal Generator




## M.2 Power




# MIPI-CSIO\_RX



## CAM0



## CAM2



## CAM1




Shenzhen Xunlong Software Co., Ltd

Project:	OPI 5 Ultra			
File:	33.VI-Camera_MIPI_CSI-RX			
Date:	Monday, January 13, 2025	Rev:	V1.0	
Size:	A3	Sheet:	24	Of: 28


# HDMI TX1

- << HDMI1\_TX\_SBDP#DPI\_TX\_AUXP
- << HDMI1\_TX\_SBDN#DPI\_TX\_AUXN
- >> HDMI1\_TX2P\_PORT#DPI\_TX\_D2P
- >> HDMI1\_TX2N\_PORT#DPI\_TX\_D2N
- >> HDMI1\_TX1P\_PORT#DPI\_TX\_D1P
- >> HDMI1\_TX1N\_PORT#DPI\_TX\_D1N
- >> HDMI1\_TX2P\_PORT#DPI\_TX\_D2P
- >> HDMI1\_TX2N\_PORT#DPI\_TX\_D2N
- >> HDMI1\_TX3P\_PORT#DPI\_TX\_D3P
- >> HDMI1\_TX3N\_PORT#DPI\_TX\_D3N
- << HDMI1\_TX\_SDA\_M1
- << HDMI1\_TX\_SCL\_M1
- << HDMI1\_TX\_CEC\_M0
- << HDMI1\_TX\_HPDIN\_M0


## HDMI TX eARC




## HDMI TX DDC



## HDMI TX CEC




HDMI1_TX2P_PORT#DPI_TX_D2P	C222	1	2	220nF	C0201	X5R	10V	HDMI1_TX2P_PORT
HDMI1_TX2N_PORT#DPI_TX_D2N	C223	1	2	220nF	C0201	X5R	10V	HDMI1_TX2N_PORT
HDMI1_TX1P_PORT#DPI_TX_D1P	C226	1	2	220nF	C0201	X5R	10V	HDMI1_TX1P_PORT
HDMI1_TX1N_PORT#DPI_TX_D1N	C227	1	2	220nF	C0201	X5R	10V	HDMI1_TX1N_PORT
HDMI1_TX2P_PORT#DPI_TX_D2P	C230	1	2	220nF	C0201	X5R	10V	HDMI1_TX2P_PORT
HDMI1_TX2N_PORT#DPI_TX_D2N	C231	1	2	220nF	C0201	X5R	10V	HDMI1_TX2N_PORT
HDMI1_TX3P_PORT#DPI_TX_D3P	C234	1	2	220nF	C0201	X5R	10V	HDMI1_TX3P_PORT
HDMI1_TX3N_PORT#DPI_TX_D3N	C235	1	2	220nF	C0201	X5R	10V	HDMI1_TX3N_PORT



**Note:**  
The controller only support AC coupled link in order to backward compatibility or to meet HDMI2.0 (1.4b) DC common mode spec and Voff, need do R based level-shift.



Switch on in HDMI2.0(TMDS) mode  
Switch off in HDMI2.1(FRL) mode.




Rds=1.7ohm/2.6V  
Coss=7.33pf

# HDMI2.0 RX


- << HDMI\_RX\_D0P
- << HDMI\_RX\_D0N
- << HDMI\_RX\_D1P
- << HDMI\_RX\_D1N
- << HDMI\_RX\_D2P
- << HDMI\_RX\_D2N
- << HDMI\_RX\_CLKP
- << HDMI\_RX\_CLKN
- >> HDMI\_RX\_HPDOUT\_M2
- >> HDMI\_RX\_CEC\_M2
- >> HDMI\_RX\_SCL\_M2
- >> HDMI\_RX\_SDA\_M2
- >> HDMI\_RX\_DET\_L



HPD:  
Sink Side: Require output, Min 2.4V; Max 5.3V  
Source Side: Require input and Detection.  
Min 2.0V; Max: 5.3V




**Note:**  
(This HDMI2.0 RX interface has low probability anomalies, such as splash screen and restart in scenarios such as frequent plug and pull, high and low resolution switching, etc. The probability is between 0.1% and 1%. We are still trying to debug and solve these problems. If the user will frequently use various peripherals to insert this HDMI2.0 RX interface, it is recommended to use external bridges connecting chips to improve compatibility to avoid affecting product production.)





# MIPI DPHY1 TX

LCD2




## FPC Pin List

- Pin1 :GND
- Pin2 :DON
- Pin3 :DOP
- Pin4 :GND
- Pin5 :D1N
- Pin6 :D1P
- Pin7 :GND
- Pin8 :CLKN/AUXN
- Pin9 :CLKP/AUXP
- Pin10:GND
- Pin11:D2N
- Pin12:D2P
- Pin13:GND
- Pin14:D3N
- Pin15:D3P
- Pin16:GND
- Pin17:LCD\_PWM\_BL
- Pin18:LCD\_TE
- Pin19:VCC3V3\_LCD
- Pin20:LCD\_RST
- Pin21:LCD\_ID
- Pin22:LCD\_PWREN
- Pin23:TP\_I2C\_SCL
- Pin24:TP\_I2C\_SDA
- Pin25:TP\_INT
- Pin26:TP\_RST
- Pin27:GND
- Pin28:5V0
- Pin29:5V0
- Pin30:5V0






**Shenzhen Xunlong Software Co., Ltd**

<b>Project:</b>	OPI 5 Ultra			
<b>File:</b>	35.VO-LCM_MIPI			
<b>Date:</b>	Monday, January 13, 2025	<b>Rev:</b>	V1.0	
<b>Size:</b>	A3	<b>Sheet:</b>	26	<b>Of:</b> 28




注：外部上下拉电阻要大于等于100k





<b>Shenzhen Xunlong Software Co., Ltd</b>				
<b>Project:</b>	OPI 5 Ultra			
<b>File:</b>	36.EXT_GPIO40/DEBUG			
<b>Date:</b>	Monday, January 13, 2025	<b>Rev:</b>	V1.0	
<b>Size:</b>	A3	<b>Sheet:</b>	27	<b>Of:</b> 28

# BOOT



# POWER\_Key



**Shenzhen Xunlong Software Co., Ltd**

<b>Project:</b>	OPI 5 Ultra			
<b>File:</b>	37 KEY/LED			
<b>Date:</b>	Monday, January 13, 2025	<b>Rev:</b>	V1.0	
<b>Size:</b>	A3	<b>Sheet:</b>	28	<b>Of:</b> 28